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Abstract 
Rapid growth in the number of IP cores in SoCs resulted in the need for effective and 
scalable interconnect scheme for system components – Network-on-Chip (NoC). Design 
and implementation of an NoC from scratch is very time consuming and limits the NoC 
design space that can be explored. In this thesis we evaluate and compare NoC synthesis 
tool CONNECT with manually generated NoC design using Altera Quartus II. Three sizes 
of ring, mesh and torus NoC topologies are used for evaluation based on two metrics: logic 
resource utilization and maximum clock frequency. For larger NoC sizes manual design 
provides up to 85% reduction in area utilization. With respect to maximum clock 
frequency, CONNECT provides superior results for all NoC sizes, providing up to 80% 
higher clock frequency. These results provide an insight into the area versus frequency 
tradeoffs when using the CONNECT NoC synthesis tool. 
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Chapter 1  
Introduction 
In today’s world digital technology plays a major role in the electronics industry. The 
invention of transistor in 1947 paved the way for more advanced digital computers which 
then resulted in the evolution of the digital technology.  Moore's law proposed in 1965 
states the number of transistors on integrated circuits doubles approximately every two 
years. This increased the complexity of the embedded systems. To overcome this designers 
shifted their focus towards system on chip (SoC) that integrates all components of an 
electronic system into a single chip. 
A typical SoC consists of microcontroller, microprocessor or DSP core(s); memory 
blocks including a selection of ROM, RAM, EEPROM and flash memory, timing sources; 
external interfaces including industry standards such as USB, FireWire, Ethernet, USART, 
SPI; analog interfaces including ADCs and DACs. Most SoCs are developed from pre-
qualified hardware blocks for the hardware elements together with the software drivers 
that control their operation. The hardware blocks are put together using CAD tools and the 
software modules are integrated using a software-development environment. 
Therefore, as the complexity of integrated systems keeps growing, the interconnection 
between the modules becomes challenging. In SoCs traditional interconnect such as bus or 
point to point was used between the IP cores. The traditional interconnect was sufficient 
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for smaller SoCs. This interconnection problem in larger SoCs was overcome by the 
invention of Network on Chip technology.  
Network on chip (NoC) is a communication subsystem on an integrated circuit between 
IP cores in a system on a chip (SoC).  NoC consists of IP cores, the network adapters, 
routing nodes and links. It replaces the traditional interconnect by a network that uses 
packets for transaction between the nodes in the system. It has the potential of increasing 
the design productivity and the efficiency of interconnect. NoC improves the scalability of 
SoCs, and the power efficiency of complex SoCs compared to other designs. 
FPGAs are the configurable chips which provides custom hardware functionality using 
prebuilt logic blocks and programmable routing resources. It is a single platform that can 
provide verification for hardware and application software. As FPGAs continue to evolve, 
the devices have become more integrated. Hard intellectual property (IP) blocks built into 
the FPGA fabric provide rich functions while lowering power and cost and freeing up logic 
resources for product differentiation. FPGAs offer many design advantages, including 
Rapid prototyping, shorter time to market and the ability to re-program in the field for 
debugging which makes it the efficient platform for research purposes.  
Our research group experience shows that trying to design and implement an NoC from 
scratch is very time consuming and tedious and will not give a high performance network 
in a reasonable time frame. It also severely limits NoC design space that can be explored. 
Hence the task of this thesis is to explore, evaluate and compare NoC synthesis tool 
CONNECT [1] with manually generated NoC design using Quartus II. The topologies 
taken for comparison and evaluation are ring, mesh and torus topologies. 
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1.1 Thesis Objective 
The main objective of the thesis is to evaluate an NoC synthesis tool. This is achieved 
by implementing three NoC topologies ring, torus and mesh using CONNECT [1], an 
academic NoC synthesis tool. The results are compared with manually designed NoC 
topologies (ring, torus and mesh) using Quartus II CAD tool of Altera Corporation. This 
gives us an idea about the quality of results (QoR) produced by the CONNECT synthesis 
tool. The evaluation metrics used for the comparison are logic resource utilization, the 
most important one [2] and maximum clock frequency for the target FPGA. Our results 
will be useful to the designers who are contemplating utilization of NoC based systems on 
FPGAs. 
The thesis research was completed using following steps: 
1. Synthesis of three NoC topologies mesh, torus and ring using CONNECT NoC 
synthesis tool. CONNECT used Wormhole (WH) [3] router and parameter values 
such as flit size and buffer depth [2] were kept the same as those used in manually 
designed NoC topologies. 
2. The same three NoC topologies were implemented using a manually designed WH 
router and the same NoC parameter values. The topologies were specified using 
the VHDL language and were synthesized at the RTL level using the Altera 
Quartus II CAD tool. 
3. The results obtained from the above two steps were compared on the basis of logic 
resource utilization and maximum clock frequency for the target FPGA 
EP3SL340H1152I4L 
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1.2 Thesis Organization 
The remainder of this thesis is organized as follows. Chapter 2 reviews basic NoC and 
FPGA concepts and provides a summary of related academic research. Chapter 3 describes 
the implementation of the three NoC topologies using automated and manual synthesis 
methods. Chapter 4 presents the experimental evaluation results and their analysis. The 
thesis concludes with the summary and future work in Chapter 5. 
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Chapter 2  
Background and Related Research 
2.1 On-Chip Architecture 
As predicted by Moore’s law the number of transistors in an integrated circuit doubles 
every eighteen months which enabled packing of more and more digital components on a 
single chip. Currently high capacity FPGAs provide full-fledged Field Programmable 
System on Chip (FPSoC). But efficient communication between components is a major 
problem. Traditionally components were connected using one or more buses. This strategy 
is not scalable for FPSoCs and does not meet performance and power requirements. Hence 
a new paradigm, NoC was required in order to overcome these limitations. 
2.2 NoC – Overview 
2.2.1 NoC Technology 
Using NoC technology, many IP cores can be efficiently connected by using a set of 
network adapters, routers and links. Compared to bus based interconnect NoC technology 
is faster, smaller and power efficient [4]. The routers in an NoC can be connected using a 
wide variety of topologies such as mesh, torus, ring, star, butterfly etc. [5]. 
2.2.2 Sample NoC Architecture 
A sample NoC architecture using 4X4 array is shown in Figure 2.1. It consists of basic 
components: IP cores, network interface modules, routers and links. Each of these basic 
components is described below. 
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Figure 2.1 - NoC Architecture 
2.2.2.1 IP Core 
The aim of the NoC is to provide better communication between IP cores using an on-
chip network. Since the functionality of IP cores varies for different applications, they are 
not considered as the main part of the NoC architecture. 
2.2.2.2 Network Adapter 
It is also referred to as Network Interface. It is mainly used for interfacing the IP core 
with the router for the transmission of messages. The Network adapter is responsible for 
converting the messages from IP cores into packets at the sending end and also converting 
the packets back into messages at the receiving end. It also implements end to end flow 
control and other higher level network issues. 
2.2.2.3 Routing Nodes 
Router is considered as a central component in an NoC interconnect. Routing is the 
process of forwarding the packets from source to destination through the destined path. It 
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also forwards and receives the packets based on the NoC parameters. Router has a greater 
impact on the area utilization and the performance of the NoC system. A larger range of 
parameters in an NoC networks are selected based on the router design being implemented. 
The routing node used in this design is the WH router [6]. 
2.2.2.4 Routing Links 
They provide the physical link either between two routers or between a router and 
network interface module. They may consist of one or more physical channels based on 
the data width used, an important NoC parameter.  
2.2.3. NoC Parameters 
NoC parameters play a major role, as the designers has to vary the NoC parameters 
in order to optimise the cost, performance and power consumption of the NoCs. The choice 
of parameter value is not an easy task because most of the parameters are dependent on 
each other. Network parameters can be divided into three different groups namely: 
Infrastructure, Communication Mechanism and mapping. Infrastructure can be classified 
as channel width, topology, buffering and mapping [7]. We now discuss different NoC 
topologies used in this research.  
2.2.3.1. NoC Topology 
Network Topology determines how the nodes and links are interconnected. Selecting 
an appropriate topology plays a vital role in designing an area and power efficient NoC 
that provides high performance. Network Topology can be classified as direct or indirect.  
In direct topology, every router has an associated IP core which acts as a source or 
destination of packets. In indirect topology, nodes are classified as intermediate or 
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terminal. Terminal nodes are the source and destination for packets and the intermediate 
nodes only help in switching the packets between two or more terminal nodes.  
In this thesis the topologies used for experimentation are mesh, torus and ring. Ring is 
known for simple architecture and is a commonly used topology [5, 8] Mesh is known for 
its simplicity, scalability and predictable area cost [5, 9 and 10]. Torus is similar to mesh 
topology except for the wraparound links [5, 11]. Hence we included the torus topology to 
evaluate how the wraparound links in torus would affect the performance of the NoC. 
2.2.3.1.1. Ring Topology 
It is a network topology, where the nodes are connected in a circular fashion as shown 
in Fig. 2.2. The nodes in the ring topology can be unidirectional or bidirectional. Ring is 
also considered as a simple and least studied topology [8].  In this thesis we have used a 
bi-directional ring topology in order to evaluate the performance and cost of the topology.  
 
Figure 2.2 - Ring Topology 
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2.2.3.1.2. Mesh Topology 
It is a network topology, where each node is connected to its neighboring nodes as 
shown in Fig. 2.3. When a routing technique is applied to the mesh topology, the packet 
hops from one node or router to another router until it reaches its final destination. In mesh 
topology nodes in the edge are considered to have lower degree than the nodes in the center 
of the network. Degree defines the connectivity of each router with its neighboring router. 
In this thesis 2x2, 3x3 and 4X4 connected mesh topology is used. 
 
Figure 2.3 - Mesh Topology 
2.2.3.1.3. Torus Topology 
Torus topology is similar to the mesh topology, except it has the wrap around links at 
the edges of the network. So the nodes are considered to have the same degree. In this 
thesis 2X2, 3X3 and 4X4 torus topologies are used in our experiments. The torus topology 
is shown in Fig. 2.4. 
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Figure 2.4 - Torus Topology 
2.2.3.2. Buffering  
Buffering helps in storing the packets before they are forwarded to the other routers 
based on the routing algorithm implemented in the router. This parameter has a big impact 
on the area overhead of the network because as the buffer size increases the area also 
increases as shown in [12], where the experiments were conducted by varying the flit 
buffer depth and flit data width. Generic router with parameterizable buffer depth is 
introduced [13].  In this research one of our evaluation metrics is area utilization. Hence 
we use WH router to minimize buffer space used in the router.  
2.2.3.3. Flow Control 
The flow control helps in determining the method used to forward the packets from 
source to destination. The two switching methods used are circuit switching and packet 
switching. In circuit switching the packet travels using a dedicated connection. Hence the 
connection has to be set up and the message uses the same connection to reach the 
destination. But in packet switched network the dedicated connection is not required. The 
message is broken down into packets which move from one router to another until they 
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reach their final destination based on the destination address in the packet. When we look 
into the packet transmission a packet is normally broken down into flits, which is described 
in Fig. 2.5, given below. 
  
Figure 2.5 – Packetization 
2.2.3.4. Switching mode 
The switching mode helps in determining how the packet moves through the 
network. It is mainly divided into store-and-forward (SAF), virtual cut-through (VCT), 
and WH. The SAF stores the flits until all the flits have been received and then forwarded. 
It requires a large buffer space. In WH, the header in the packet determines the next hop 
and hence every other flits follows the previous one. It requires a complex routing 
algorithm. In VCT, both the above schemes are implemented to provide a good trade-off 
between latency and buffer size. In this thesis, we have chosen the WH router, as it requires 
less buffering space which helps to minimize the area consumption. 
2.2.3.5. Routing Algorithm 
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The routing algorithm selects the path required for a packet to travel from its source 
to its destination in an NoC. The routing algorithms are classified based on three different 
criteria. 
i. Routing decision 
ii. Path determination 
iii. Path length 
Based on the routing decision, the routing algorithm is classified as source routing 
or distributed routing. In the former, the path is decided initially by the source. In the latter, 
each router determines the route based on information in the packet.  
Based on path determination, routing algorithms are classified as deterministic or 
adaptive. In deterministic routing the path is completely specified from source to 
destination. In adaptive routing the path is determined dynamically based on the network 
traffic.  
Path length, measured in number of hops determines whether routing algorithm is 
minimal or non-minimal routing. Minimal routing provides the shortest path. In non-
minimal routing greater flexibility is provided in terms of utilization of all possible path. 
Although non minimal routing increases the flexibility it can lead to live-lock situations 
which in turn increase the latency. 
2.2.4.  NoC Evaluation Metrics 
There are many evaluation metrics for evaluating NoC router architectures such as area, 
performance, power consumption and latency/throughput [14]. Most of the metrics are 
dependent on other. Therefore optimizing one metric can adversely affect the other.  
2.2.4.1. Area 
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The chip area utilization is a very important metric. Minimizing the area reduces the 
overall system cost and has the potential to reduce the power consumption.  CAD tool used 
for hardware synthesis at the RTL level or behavioral level report the area utilization result.  
2.2.4.2. Power Consumption 
The power consumption of an NoC topology depends on the area utilization and the 
maximum clock frequency used. The power consumption are also reported by the synthesis 
CAD tools.  
2.2.4.3. Latency/Throughput 
Speed can be measured in two ways: using delay and using bandwidth. If it is measured 
using delay, it is referred to as latency. Latency is given by the overall time required by 
the application and is measured using clock cycles. 
If speed is measured using bandwidth, it is referred to as throughput. Throughput is 
defined in a variety of way based on the type of implementation [15]. In message passing 
system it is defined as the number of packets transferred over a period of time. According 
to [14], Throughput is defined as 
TP =    
(Number of messages ∗  message Length)
Number of IPs ∗  Total time take
 
2.3. Altera Quartus II CAD tool 
The CAD flow used for mapping digital hardware design described using VHDL or 
Verilog is illustrated in Fig. 2.6. The user specifies the desired design in VHDL or Verilog. 
The design is synthesized into a circuit that consists of logic elements (LEs). The functional 
simulation is used to verify the functional correctness. Timing issues are not considered at 
this time. Fitter helps in the placement of LEs in an actual FPGA chip. The routing wires 
between specific LEs are chosen at this step. The performance of the circuit is estimated 
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in the timing analysis step. The timing simulation is used to verify both the functional 
correctness and timing. The last step is programming and configuration to implement the 
circuit in a given FPGA chip.  
   
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.6 - Typical CAD flow for mapping a design to altera FPGA [16] 
2.4. Field Programmable Gate Arrays 
FPGA is an integrated circuit that provides programmable hardware on a chip. This 
allows us to program, reprogram and adapt the FPGA hardware even after it has been used 
in a product – hence the term “field – programmable”. FPGA consists of SRAM bits, 
programmable logic blocks, programmable routing and programmable I/O blocks. Modern 
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FPGAs also provide multiple embedded components such as memory blocks, Digital 
Signal Processing (DSP) blocks, high speed serial communication modules etc.  
Fig. 2.7. Shows a conceptual view of FPGAs. An FPGA consists of programmable logic 
elements (LEs) and reconfigurable interconnect to connect the LEs. The LEs can be 
configured to perform combinational and sequential functions. FPGAs offer many design 
advantages like rapid prototyping, parallel hardware operation, low development cost and 
shorter time to market. 
 
Figure 2.7 - FPGA Architecture 
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2.4.1. FPGA target device 
       The FPGA used in our experiments was Altera Stratix III EP3SL340H1152I4L is 
used as the targeted device for the analysis of the area usage and maximum clock frequency 
results for the three topologies: ring, mesh and torus. 
2.5 Related Work 
In this section the research works relevant to the thesis is summarized. 
  In [5] Saldana, et al explore the routability of different multiprocessor network 
topologies such as ring, star, hypercube and mesh with different network sizes. They have 
shown that for fully connected topologies, routing congestion was the major concern. The 
maximum speed was achieved only for topologies up to 16 nodes. Beyond 16 nodes speed 
drops off. The routing capacity of the device would have to be increased to achieve 
complete routing and to meet the timing. They conclude that application specific topology 
reduces the system connectivity allowing the implementation of systems with larger 
number of nodes.  
In [17] the author has explored the design space for a NoC router using router 
parameters. Two NoC components were; a flexible adapter based on the Altera Avalon 
standard [18] and a parameterizable WH router. Using these components two well-known 
architectures, torus and ring were synthesized.  The architectures were compared based on 
area, latency and throughput. The results show that ring architecture gives better area 
versus performance tradeoff when compared to torus for the benchmark used. It was also 
shown that flit size has a greater impact on evaluation metrics for NoC. An 8 bit flit size is 
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recommended due to its higher area resource efficiency at the expense of larger message 
latencies and a 64 bit flit size offers lowest message latency but occupies the most FPGA 
resources. 
In [19] the proposed BRS router shares the Block RAM between multiple router ports 
for high performance, high maximum clock frequency and reduced logic utilization. The 
BRS router was synthesized and simulated using 4x4 torus and 4x4 mesh. A 71% reduction 
in ALM usage was obtained compared to the one that did not use Block RAM split. The 
maximum clock frequency was higher compared to CONNECT [1] but still less than the 
normal router without block RAM split. Experiments were performed on 4x4 networks but 
there are no experimental results for larger networks. 
In [1], CONNECT, an NoC synthesis tool is described that produce synthesizable RTL 
designs of FPGA-tuned multi-node NoCs of arbitrary topology. Distributed RAM is used 
instead of Block RAM to make use of each consumed LUT. Lower latency and three to 
four times higher network performance was achieved by CONNECT when comparing the 
results with state-of-the-art NoC (SOTA) router. In this thesis research our main goal was 
to evaluate the CONNECT NoC synthesis tool using area utilization and maximum clock 
frequency metrics. 
In [20] a tool for fast RTL-Based Design Space Exploration of Multicore Processors is 
designed. It is designed with a high degree of modularity to support fast exploration of 
different topologies, routing schemes, processing elements (cores), and memory system 
organizations. Experimental evaluation were done based on a 2D mesh topology. Dynamic 
memory allocation is not supported in the current version of the tool. 
 18 
 
In [21] a comparison between store and forward router and WH router for FPGAs is 
performed. Mesh topology was used compare the routers performance using different 
parameters such as area, power consumption, maximum clock frequency and throughput. 
Real benchmark was implemented on 4X4 mesh NoCs using commercially available SoC 
CAD tools: Altera’s SOPC builder, Nios IDE and Modelsim simulator. Experimental 
results show that the SAF router is superior to the WH router. The comparison was only 
for 4X4 mesh topologies. 
In [12] a methodology to study the impact of NoC parameters is proposed. The effect 
of flit buffer depth and flit data width and virtual channel are studied through 
experimentation and simulation for scalable and adaptive NoC. The experiments and 
simulation were carried out on two network topologies namely torus and mesh. Low area 
overhead could not be achieved in torus network. Results show that the traffic pattern with 
4 VCs offer the best performance with 95% throughput, low latency and efficient silicon 
area in both mesh and torus networks. 
In [10] a hybrid mesh based star topology is proposed to provide low latency, high 
throughput and more evenly distributed traffic throughout the network. Simulation was 
performed on a Network simulator. The proposed topology gives 62% latency 
improvement and 42% throughput improvement compared to mesh topology. This came 
at the cost of area overhead and channel contention problem. Other hybrid topologies are 
proposed in [22, 23 and 24]. Even though hybrid topologies give improved performance 
they suffer from either higher node degree or from channel contention problem with 
increase in network size. 
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2.6 Summary 
In this chapter, the relevant background material and related research works were 
discussed. First, a brief discussion about the NoC technology and architecture was 
presented. Then different NoC topologies were discussed. Evaluation metrics such as area 
utilization (cost), latency, throughput and power consumption were discussed. An 
overview of FPGA technology were presented and the chapter concluded with a discussion 
of related work. In next chapter we describe NoC design and implementation using manual 
and automated synthesis method. The CONNECT tool was used for automated synthesis 
and the Altera Quartus II CAD tool was used for manual NoC design and implementation. 
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Chapter 3  
NoC Design & Implementation Using Manual & Automated Synthesis 
Methods 
This chapter describes how the different NoC topologies were designed and 
implemented. The first approach used the manual design method utilizing VHDL models 
of NoC components. The second approach use the CONNECT NoC synthesis tool.  
3.1. Manual NoC design & Implementation 
The VHDL code generated using the manual NoC design is explained as follows: The 
top module consists of master and slave top and the router top through which the 
interconnection between the routers are made with the signals in the top module. The 
master and slave top consists of the master sampler and slave sampler respectively.  The 
sub module consists of Adr2dest, awb, router and FIFO. Adr2destconverts the address into 
NoC destination. Awb explains the glue logic for the conversion between Avalon and 
wishbone. FIFO is used in as the register bank to store the incoming and outgoing flits. All 
the files are synthesized using the Altera Quartus II CAD tool. The router used in this 
research is WH router [3 and 17]. Adapter was included in the first router to obtain the 
synthesis results. The adapter has a negligible area which can be ignored as the CONNECT 
tool doesn’t include the adapter. 
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3.1.1.  Functionality of WH router 
 The performance and the area consumption of a router is directly affected by the 
protocol and the algorithm used, which play a vital role in governing the flow of data 
through the NoC Network. It is very important to select the appropriate protocol and 
algorithm required for the particular router used in the NoC network. Now we describe the 
protocol and algorithm used in the WH router.  
  3.1.1.1. Protocols  
Switching mode plays a major role in forwarding the packets from source to 
destination. Switching mode determines the buffer size required and the channels required 
to forward the packets. The WH router uses a packet switched flow control. The packet 
switched network helps in forwarding the packets from source to destination through a 
series of interconnected routers. There is no predetermined path between the 
communicating cores like in the circuit switched network. When a packet is created at the 
source, the packet is released into the network and it is forwarded from one router to 
another based on the information included in the header and traffic congestion, until it 
reaches the destination IP core. 
3.1.1.2. Routing Algorithm 
The routing algorithm used in the WH router is source routing which is a 
deterministic algorithm. Deterministic algorithm describes how the path is defined in the 
network. The source routing specifies partial or complete information about the route that 
packet takes through the network. 
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Hence the routers completely depend upon the routing table to find out the ports that 
the packet uses to travel towards the destination IP core. The routing table determines the 
next hop that the packet takes. Hence after obtaining the information from the header flit, 
the routing table is used to route the flits to travel from one port to another. The port 
determination from the routing table is shown in Table 3.1. This table is used with the 
router shown in Figure 3.1 
Table 3.1 - Routing table 
 Destination 
1 
Destination 
2 
Destination 
3 
Destination 
4 
Destination 
5… 
Source 1 Port 1 Port 4 Port 1 Port 4 Port 2 
Source 2 Port 2 Port 1 Port 2  Port 1 Port 1 
Source 3 Port 4 Port 1 Port 1 Port 2 Port 1 
Source 4 Port 3 Port 2 Port 3 Port 3 Port 3 
Source 5… Port 1 Port 3 Port 1 Port 1 Port 4 
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Figure   3.1 – Router with port allocation 
The Figure 3.1.  clearly gives an idea about the number of hops a packet takes to 
travel to the destination. The routers are named as R0, R1, R2 and R3. N0, N1, N2 and N3 
represents the IP cores. But the design of the routing table plays a vital role. By using 
proper port allocation, livelock [25], congestion, deadlock can be avoided. Hence the 
overall performance of the system can be improved.  
3.1.2.  Router Implementation 
 The general structure of the WH router is now discussed in detail. The WH router 
is designed with flexibility to implement many topologies. Ring, mesh and torus topologies 
can be implemented without changing the VHDL code. The WH router has the flexibility 
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in choosing the number of ports .In order to save area utilization the Generic ports are used 
where all the ports need not be used for connection. The WH router exterior structure is 
shown in the Fig 3.2. 
 
Figure   3.2 - WH router 
3.1.2.1. WH router exterior structure 
The signals noc_receive_ready, noc_next_receive_ready, noc_send_ready and 
noc_next_send_ready are used for the basic port of the router. The WH router has 4 basic 
ports and these are used as handshaking protocol. The WH router also has the local ports 
to connect to the IP cores. Noc_valid_l, noc_adapter_receive_l, noc_receive_ready_l, 
noc_send_ready_l, local_ports_i, local_ports_o are the signals used for the local ports. 
Though the signals have a different naming, the operations are same as the basic port. The 
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WH router used in the topologies has a single local port. As the number of local ports 
increases the area also increases. Hence for this thesis, the number of local ports used is 
restricted to one as the area is the one of the evaluation metrics taken into account. 
There are a number of VHDL generics available which paves way for a 
parameterizable   WH router. These parameters are used in creating the constant required 
for the flit worm. The flit_size determines the size of the flit, routing_table, src_width and 
dest_width are used to describe the bit widths for Noc source and destination address, 
num_ports, num_local_ports, routing_type.  Num_ports is used to indicate the amount of 
ports in the router, where num_local_ports is for local ports. Routing_type when set to 1, 
source routing is activated. In this thesis we have used the source routing to avoid 
congestion, deadlock and livelock.  
3.1.2.2. WH router internal structure [17] 
The internal structure of the WH router shown in Figure 3.3 is explained below. The 
main components are input buffer, output buffer, arbiter, crossbar, routing table, switch, 
priority table and counter. The routing table, crossbar, input and output buffers occupy the 
most resources.  
 26 
 
Figure 3.3 - WH router internal structure 
The packets are converted to flits and then forwarded through the network. The 
incoming fits is stored in the input buffer. Once the incoming flits are received, the input 
and the output ports are locked. The counter is started to check whether the worm is 
complete. By the time the counter reaches zero, the worm is complete and the entire packet 
is sent through the node. The next node the worm has to take is given by the routing table. 
The path followed by the entire packet is highlighted in Figure 3.3. The fully functional 
cross bar is used in the internal structure of the WH router. Since it is fully functional it 
consumes a lot of resources, hence the area consumption is more. 
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3.1.3.  Adapter Overview  
 The WH router consists of basic ports for communication between the routers and 
the local ports for communicating with the IP cores. For the local port to communicate 
with IP core, it requires an adapter. The adapter acts as an interface and its main function 
is to packetize the incoming message from the IP core and to de-packetize. The adapter is 
designed to work with wishbone protocol. The adapter works with IP cores. Figure 3.4. 
Illustrates how the adapter works with the NoC. 
Figure 3.4 - NoC with master and slave adapter 
The adapters are divided into two types, master adapter and slave adapter. The master 
adapter helps in receiving the request signals from the master core and forwards the 
response signals. The slave adapter works the same way as the master adapter but in the 
opposite direction. The adapter provides design flexibility through a variety of VHDL 
generics. The adapter is compatible with both the Avalon and wishbone standards.  
The parameters that provides the flexibility with the wishbone/Avalon interfacing 
and makes the adapter to be compatible with different NoC architectures. Parameters that 
are common for both the master and slave adapters are data width (WB_width), address 
width (adr_width), address tag width (tga_width), cycle tag width (tgc_width), data tag 
width (tgd_width) and selection width (sel_width). These signals are specific to the 
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wishbone standard.  The cti_lsb and bte_lsb both indicate cycle type identifier and burst 
type extension least significant bit locations are specific to only slave adapter. 
The parameters that are specific to NoC are flit_size – determines the size of a flit in 
bits, fifo_depth – helps the adapter to store the flits when the NoC is congested , src_width 
and dest_width – represents the source and destination addresses. The internal parameters 
are fast_burst, burst_depth, burst_tag_en, no_ack, sdram_delay and Avalon_bursts. 
Fast_burst are activated by request types 4 and 5 to queue up when there is burst and block 
transfer. Burst_depth is the size of the burst buffer. Burst_tag_en is used to enable burst 
tags for Wishbone transfers – 1 to enable, 0 to disable. No_ack it is set to 1, as no 
acknowledgement signals are used. Avalon_bursts is used if Avalon block transfers are 
used. 
The first three bits in the packet represents the Request type. All the request types 
are shown in Figure 3.5. The request type used in this thesis are 3, 4 and 7. These request 
type are chosen as it uses the Avalon block transfers. 
 
Figure 3.5 - Request types 
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3.1.3.1. Adapter internal design 
The internal design of the adapter uses five modules. They are adr2dest, awb, fifo, 
master/slave sampler and master/slave top.  
 
Figure 3.6 - Adapter Internal Design 
The top module is the master/slave top. The top modules has the sub modules 
master/slave sampler, input FIFO and output FIFO. It is mainly responsible for hand-
shaking protocol between the sampler, FIFOs and NoC. Adr2dest module helps in 
converting the address signals into NoC destinations. Wbs/wbm initials are used to 
represent the master adapter interface in awb. Similarly, avs/avm initials are used to 
represent the slave adapter interface in awb. The adapter is designed to be flexible with 
both Avalon and wishbone standards. The flexibility is obtained by using the glue logic 
module. The adapter internal design is shown in Fig.3.5.  
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3.2.   NoC synthesis & Implementation using CONNECT 
The academic tool, CONNECT is used for the implementation of the three topologies 
in the later part of this thesis to compare the results with the manually designed NoC using 
Altera Quartus II.  We now describe how the three topologies torus, mesh and ring are 
implemented using CONNECT. 
3.2.1. Overview of CONNECT [1] 
CONNECT is an NoC generator that produce synthesizable RTL designs of FPGA 
based NoC of arbitrary topology. The NoC architecture generated by CONNECT tool can 
influence NoC designs such as link width, network buffer, topology, flow control etc. 
Different topologies can be generated by varying the parameters in the CONNECT tool 
[26]. Since two CONNECT network with same number of endpoints can be easily 
swapped, design space exploration can be done effortlessly. In this thesis, topologies ring, 
mesh and torus are generated using CONNECT tool synthesized in the Altera Quartus II 
for area utilization and maximum clock frequency results.  
3.2.1.1. CONNECT Router Architecture 
The CONNECT router is a parameterizable one. They support variable number of 
input ports and output ports, virtual channels, flit width, flit buffer depth, flow control 
mechanism, user specified routing and four allocation algorithms. The CONNECT router 
has a single stage pipeline.  
When we look into the router data path, during each clock cycle a new flit arriving 
at the input port is stored in the flit buffer and the previous flit is sent out through the output 
port, looks similar to the WH router. The output port for each flit is selected through the 
arbitration logic used in the router. Similarly in packet routing, look up tables are used for 
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routing.  In WH router routing tables are used for routing the packets from one router to 
another. CONNECT uses only Distributed RAMs (DRAM) to reduce the usage of LUTs 
to make it more efficient. In WH router it targets both DRAM and Block RAM (BRAM) 
3.2.2. Implementation of Topologies 
Each topology is implemented using the configurable network creation tool available 
online [26]. Parameter values used for generating each topology are shown in Table 3.2.  
Table 3.2 – Connect Parameters 
 Parameter Ring Mesh Torus 
Number of End 
points 
16 NA NA 
Routers per row NA 4 4 
Routers per column NA 4 4 
Expose Edge Ports NA NA NA 
Router Type VC VC VC 
Number of VCs 2 2 2 
Flow Control Type Credit based flow control Credit based flow control Credit based flow control 
Flit Data Width 16 16 16 
Flit Buffer Depth  4 4 4 
Allocator  Separable input first Round 
Robin 
Separable input first Round 
Robin 
Separable input first Round 
Robin 
Pipeline Router 
Core 
Disabled Disabled Disabled 
Pipeline Allocator Disabled Disabled Disabled 
Pipeline Links Disabled Disabled Disabled 
Use Virtual Links Disabled Disabled Disabled 
Debug Symbols None None None 
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Once the parameter values are entered and synthesis started, the Verilog code is 
generated automatically by the CONNECT tool. 
3.2.2.1. Ring, Mesh and Torus topologies 
The ring, mesh and torus topologies generated using the 
CONNECT tool are shown in Fig. 3.6.  
    
Figure 3.7 – Ring, Mesh, Torus Topologies generated by CONNECT 
              The automatically generated Verilog code is synthesized using Altera Quartus II 
targeting Stratix III device EP3SL340H1152I4L.  The area utilization and the maximum 
clock frequency results that are obtained are discussed in detail in the next chapter. 
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Chapter 4  
Experimental Evaluation Results 
This chapter discusses the experimental evaluation results obtained using two 
methods for NoC implementation on Altera Stratix III FPGA EP3SL340H1152I4L:  
manually designed NoC and automated NoC synthesis using the CONNECT CAD tool. 
Three different NoC topologies ring, mesh and torus were implemented. The NoC sizes 
used were 4, 9 and 16 nodes (routers). The NoC implementation results were evaluated 
using two metrics: resource utilization and maximum clock frequency. For each NoC size 
and topology the effect of varying data width on the evaluation metrics is also explored. 
Finally the results obtained by manual NoC design and implementation are compared with 
the results obtained by automated NoC synthesis. 
4.1. Manual Design and Implementation of NoC using Quartus II 
In this approach, the VHDL model for the entire NoC is created manually and then 
synthesized at the RTL level to FPGA hardware using the Altera Quartus II CAD tool. The 
VHDL model for the WH router used was designed in [3]. The VHDL model of the entire 
NoC is organised in a hierarchical manner. Due to CAD tool constraints an adapter was 
used in one of the routers to obtain the area utilization results, whereas the other routers 
did not have to use adapters. The area used by the adapter is negligible. 
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4.1.1. Comparison of Area Utilization for Ring, Mesh and Torus Topologies 
Our first experiment was performed by calculating the area utilization for different 
topologies by varying the number of routers in the topology architecture. The area 
utilization for different topologies are measured by obtaining the Synthesis results from 
Quartus II CAD tool. Figure 4.1. shows the area utilization for three topologies (ring, mesh 
and torus) and three NoC sizes (4, 9, and 16). A constant data width value of 32 is used for 
all cases.  
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Figure 4.1 – Area Utilization for three NoC sizes and topologies using manual NoC 
design 
From Figure 4.1. it is obvious that ring has the least area utilization and torus has the 
highest area utilization of all the three topologies using the manual design approach. This 
trend is consistent with the area utilization results reported by other researchers [17]. When 
we compare mesh and ring, mesh shows an area increase of 50% more than ring. Between 
ring and torus, torus has an increase of 50% in the area utilization compared to ring.  
4.1.2. Effects of Increase in Data width on Area Utilization 
The number of ALUTs used in the Stratix III device is calculated for the all the three 
topologies by varying the data width. The data width is varied for different sizes 4, 9 and 
16. The area results are calculated for all the 2X2, 3X3 and 4X4 topology and the results 
are discussed below. 
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Figure 4.2 – Area Utilization for Ring topology 
The area utilization for ring topology is given in Figure 4.2. It proves that as the data 
width and number of nodes are increased, the number of combinational ALUTs increases. 
2% increase in area is obtained when the data width is increased from 8 to 32 and from 32 
to 64 there is an increase of 4% in the area. Similarly when we consider the area increase 
by increasing the number of nodes, node 4 shows an increase of 38% compared to node 9. 
When comparing node 9 and 16, node 9 shows an increase of 20% compared to node 16. 
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Figure 4.3 – Area Utilization for Mesh topology 
The area utilization for the mesh topology is given in Figure 4.3. Increase in area is 
less than 2% when the data width is increased from 8 to 32 but an increase of 4% is shown 
when the data width is increased from 32 to 64. When number of nodes is considered, 
mesh shows a change of 120% when increased from 4 to 9 and an increase of 20% between 
9 and 16. 
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Figure 4.4 – Area Utilization for Torus topology 
The area utilization results for torus topology in Figure 4.4. A small increase in the 
area of 2% is obtained when the data width is increased. A 100% increase in area is 
obtained when the number of nodes are increased from 4 to 9. 51% increase is shown in 
the area when the number of nodes increases from 9 to 16. Hence the area utilization for 
the topologies increases with the increase in the data width [12] and number of nodes. 
Since ring topology uses two ports for communication, mesh uses all the 4 ports for 
communication purposes hence it has higher area utilization then ring, whereas torus has 
wrap around links in the router, hence it occupies more area then mesh topology. But when 
3X3 NoC topology is considered, mesh occupies more area than torus, since Quartus 
provides a better placement in the FPGA for 3X3 torus topology. 
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4.1.3. Comparison of Maximum Clock Frequency for Ring, Mesh and Torus 
Topologies 
The maximum clock frequency is measured using Stratix III device as it is designed 
for high speed core performance, combined with dynamic power consumption. The 
maximum clock frequency results are calculated for all the three topologies (ring, torus 
and mesh) by varying the data width and number of nodes. 
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Figure 4.5 – Maximum clock frequency for three NoC topologies and sizes using manual 
NoC design
Figure 4.5. gives the maximum clock frequency results for all the three topologies 
(ring, mesh and torus). The maximum clock frequency results shows that ring has the 
highest maximum clock frequency and the mesh has the least maximum clock frequency. 
So comparing ring with mesh, ring shows 20% increase in the maximum clock frequency 
compared to mesh. Similarly torus shows 17% increase in the maximum clock frequency 
compared to mesh. Hence ring shows a 4% increase in maximum clock frequency 
compared to torus topology.  
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Figure 4.6 – Clock frequency for Ring topology 
Figure 4.6. shows the maximum clock frequency results for ring topology. When 
comparing the maximum clock frequency results for data width 8 and 32, there is an 
increase of 2% compared to data width 32. Between 32 and 64, there is 4% decrease in 
maximum lock frequency compared to 64. Considering the increase in the number of 
nodes, there is a 28% increase in the maximum clock frequency when the number of node 
is 4 compared to 9. Between 9 and 16, there is a 2% decrease in 9 compared to 16 nodes. 
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Figure 4.7 – Maximum Clock frequency for Mesh topology 
Figure 4.7. shows the maximum clock frequency results for mesh topology. The 
maximum clock frequency for mesh with 4 nodes has 20% increase compared to 9 nodes 
and mesh with 9 nodes has about 1.5% decrease compared to 16 nodes. When we consider 
the increase in data width, there is less than 1% variation in the clock frequency results. 
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Figure 4.8 – Maximum Clock frequency for Torus topology 
Figure 4.8. shows the maximum clock frequency results for torus topology. 
Considering the maximum clock frequency results by changing the number of nodes from 
4 to 9, there is an increase of 23% compared to 9 nodes. There is less than 1% increase in 
9 nodes compared to 16 nodes. The increase in maximum clock frequency results for torus 
topology is about 1% when the data width is changed (8, 32 and 64). 
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Figure 4.9 – Maximum Clock frequency for three topologies by varying Data width 
Figure 4.9. shows the comparison result for maximum clock frequency for all the 
three topologies. Mesh and torus shows a substantial increase in the maximum clock 
frequency results when the data width is varied. Ring shows a slight increase of about 6.5% 
when the data width is 32 compared to 8 and 64. 
Hence when comparing all the three topologies, data width 8 shows that ring has the 
highest frequency and mesh has the least frequency as the network diameter of mesh is 
double compared to torus as shown in [6]. When the data width is increased to 64, torus 
has the highest frequency and ring has the least frequency.  
 The highest clock frequency in torus compared to mesh is shown in [15], were the 
mesh and torus topologies that uses WH routing is compared based on latency, throughput 
and power consumption. This shows that routing algorithm with higher adaptivity leads to 
better traffic distribution in torus due to the wrap-around links compared to mesh. Similarly 
mesh suffers imbalance in network bandwidth since nodes at the center has higher 
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bandwidth then nodes at the boundaries and corner, whereas torus has balanced network 
bandwidth [27]. Hence the clock frequency results for torus is higher compared to mesh 
topology.  
4.2. NoC Synthesis Results using CONNECT Tool. 
In this approach, the Verilog model for the entire NoC is created automatically by 
the NoC synthesis tool (CONNECT) [26]. The Verilog code is generated for the topology 
selected based on the parameters as shown in Table 3.2 selected such as buffer depth, flit 
data width, topology, number of nodes etc. The generated Verilog is synthesized using the 
Altera Quartus II CAD tool.  
4.2.1. Comparison of Area Utilization for Ring, Mesh and Torus Topologies 
The ring, mesh and torus topologies are generated using the CONNECT tool. The 
parameters are set similar to the topology generated using the manual design approach. The 
area utilization for all the three topologies are obtained by synthesizing using the Quartus 
II CAD tool with Stratix III as the target device, similar to the Quartus II results for better 
comparison results. 
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Figure 4.10 – Area Utilization for three NoC sizes and topologies using CONNECT tool 
Figure 4.10 shows the area utilization for all the three NoC topologies of varying 
sizes (4, 9 and 16) and a data width of 32, using CONNECT tool. As the number of nodes 
are increased, there is an increase in the area utilization results. Comparing the three 4X4 
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topologies, ring shows 529% reduction in area compared to torus and 256% decrease 
compared to mesh. Mesh shows a decrease of 76% compared to torus. For 3X3 topologies, 
rings shows a decrease of 523% compared to torus and 312% compared to mesh. Mesh 
occupies 50% less area compared to torus. For 2X2 topologies, ring occupies 200% less 
area than torus 145% less area than mesh. Mesh occupies 23% less area than torus. 
4.2.2. Effects of Increase in Data width and NoC sizes on Area Utilization 
The effect of Data width on the area is calculated on all the three topologies (ring, 
mesh and torus) by the varying the Data width (8, 32 and 64). The increase in the area by 
varying the NoC sizes (4, 9 and 16) are also calculated.  
 
Figure 4.11 – Area Utilization for Ring topology 
Figure 4.11. shows the area utilization for ring topology for different data width and NoC 
sizes. Ring shows an increase of 65% when the data width is increased from 8 to 32. When 
the data width is increased from 32 to 64 the area is increased by 7%. When the node size 
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is increased from 4 to 9, the area increases by 120% when the node size is increased from 
9 to 16, there is an increase of 80% in the area utilization. 
 
Figure 4.12 – Area Utilization for Mesh topology 
Figure 4.12. shows the area utilization for mesh topology. When the number of 
nodes is increased from 4 to 9, there is an increase of 250% and when the number of node 
is increased from 9 to 16 there is an increase of 112% in the area utilization. Similarly when 
considering the data width, with data width 8 there is an increase of 60% on average when 
compared with data width 32 and comparing data width 32 and 64, there is an increase of 
7 % in the area.  
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Figure 4.13 – Area Utilization for Torus topology 
Figure 4.13. shows the area utilization result for Torus topology. When comparing 
the data width 8 and 32, there is an increase of about 56% in the area utilization and data 
width 32 shows an increase of 8% compared to data width 64. When the node size is 
increased torus with node size 4 shows an area of 390% compared to node size 9. Torus 
with node size 9 has an increase of 77% compared to node size 16.  
4.2.3. Comparison of maximum clock frequency for Ring, Mesh and Torus 
Topologies 
The maximum clock frequency for the three topologies are obtained using Quartus 
II tool. The maximum clock frequency of the three topologies are obtained by varying the 
data width (8, 32 and 64) and NoC sizes (4, 9 and 16). The results obtained are discussed 
in detail. 
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Figure 4.14 – Maximum Clock frequency for three NoC sizes and topologies using 
CONNECT tool 
From Figure.4.14. the maximum clock frequency results for all the three 
topologies by varying node size and data width of 32.  Ring shows an increase of about 40 
% with the mesh topology and an increase of about 50% when compared with the torus 
topology. This holds true only for all node sizes 4, 9 and 16. As the node size is increased, 
there is a decrease in the maximum clock frequency results. This difference is less for ring 
topology. When the node size is varied from 4 to 9, there is a greater difference in the clock 
frequency results for mesh and torus. When increased from 9 to 16, there is not much 
variation in the clock frequency results. 
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Figure 4.15 – Maximum Clock Frequency for Ring topology 
Figure 4.15. shows the maximum clock frequency results for ring topology. There 
is a 5% increase in maximum clock frequency results with node size 4 compared to node 
size 9 and also when node size 9 is compared with node size 16. With node size 4, ring 
shows decrease in clock frequency results when the data width is varied. For node size 9 
and node size 16, data width 32 shows decrease in maximum clock frequency compared to 
data width 8 and 64. 
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Figure 4.16 – Maximum Clock Frequency for Mesh topology 
 
Figure 4.16. shows the maximum clock frequency results for mesh topology. 
When varying the data width, the changes in maximum clock frequency results is less than 
2%. But when the number of nodes is increased from 4 to 9, mesh with node size 4 shows 
an increase of 30% compared with node size 9. The maximum clock frequency results for 
node size 9 and 16 shows a difference of less than 2%. 
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Figure 4.17 – Maximum Clock Frequency for Torus topology 
Figure 4.17. shows the maximum clock frequency for torus topologies by varying the 
number of nodes and data width. When the number of nodes is varied from 4 to 9, 4 shows 
an increase of 24% compared to 9. But the change in maximum clock frequency is less 
than 2 % when the node 9 is compared with node 16. When the data width is varied, the 
change in maximum clock frequency is about 1%. 
4.3. Comparison of Manual NoC Design with Automated NoC Synthesis. 
The ring, mesh and torus are the three main topologies used for comparison. The 
topologies are then generated using the manual NoC design and the automated NoC 
synthesis (CONNECT) tool. The three NoC topologies (ring, mesh and torus) generated 
are synthesized in the Quartus II CAD tool. Area utilization and maximum clock frequency 
are the evaluation metric used for comparison between the manual NoC design and 
automated NoC design approach. 
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4.3.1. Comparison of Area Utilization Results 
The Area utilization for manual method (Quartus II) and automated method 
(CONNECT) are discussed. The area utilization results for 2X2 topologies of data width 
32 is shown in Figure 4.18. 
 
Figure 4.18 – Area Utilization – Comparison results for 2X2 NoC topologies 
The area utilization results for all the three NoC topologies of node size 4 is shown 
in Figure 4.18. Decrease in area of 175% is shown when ring of automated method 
(CONNECT) is compared with manual method for 2X2 topologies. For mesh 2X2 
topologies, there is a decrease in area utilization of 35% when CONNECT method is 
compared with the manual method. For torus topologies the difference in area utilization 
between manual and automated is 12%, where automated is less compared to manual.  
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Figure 4.19 – Area Utilization – Comparison results for 3X3 topologies 
Figure 4.19. shows the comparison results for 3X3 topologies. Area utilization of 
ring using CONNECT shows a decrease of 66% compared to manual approach. 
Considering mesh topology, CONNECT method shows an area increase of 11% compared 
to manual method. For torus topology, CONNECT shows an increase of 54% in the area. 
 
Figure 4.20 – Area Utilization – Comparison results for 4X4 topologies 
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Figure 4.20. shows the area utilization for 4x4 ring, mesh and torus topologies using 
manual and CONNECT method. The results are similar to the 3X3 topologies. The area 
utilization of ring using manual method is 7% more compared to CONNECT. Whereas the 
area utilization for mesh (87%) and torus (55%) using manual method is less compared to 
CONNECT tool.  As CONNECT uses more area for VC buffer storage [1], whereas manual 
method WH routing which uses less space (only one flit) [8]. 
4.3.2. Comparison of Maximum Clock frequency Results 
The maximum clock frequency results for the three NoC topologies implemented 
in manual and CONNECT method are compared. The Fig. 4.21 below shows the 
comparison results for all the three NoC topologies of varying sizes (4, 9 and 16) with data 
width 8.  
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Figure 4.21 – Maximum Clock frequency – Comparison results of NoC topologies 
The maximum clock frequency for CONNECT is better compared to the manual 
method. When the maximum clock frequency results are considered, CONNECT shows a 
better clock frequency results compared to the manual method. Ring implemented using 
CONNECT shows an increase of about 80% in the maximum clock frequency results 
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compared to the manual method. Mesh shows an increase of about 65% compared to the 
maximum clock frequency results obtained using the manual method. Similarly maximum 
clock frequency of torus using automated method is 55% more compared to the manual 
method. 
4.4. Summary 
This chapter discusses about the experimental evaluation of the ring, torus and mesh 
topologies obtained by implementing the topologies using manual and automated method 
(CONNECT). The evaluation results shows that as the number of nodes increases in the 
topologies, the area utilization by manual method is better compare to the automated 
method using CONNECT. On an average, the reduction in area utilization is 85% for torus 
topologies and 50% for mesh topologies when manual method is used. Huge percentage 
of area is used by CONNECT for VC buffer storage [1 and 19].  Considering the results 
for small topologies, CONNECT shows an average increase of 120% for ring, 35 % for 
mesh and 12% for torus topologies. But for better clock frequency results, the CONNECT 
synthesis tool is the better option compared to the topology implemented in manual 
method, as CONNECT router uses single stage pipeline which is not used in the WH 
router. The thesis is concluded and the future work is discussed in chapter 5. 
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Chapter 5 
Conclusion and Future Work 
As integrated circuit technology improves, the growth in chip density resulted in 
larger and more complex systems-on-chip. The traditional bus based interconnect was not 
scalable, slower and resulted in performance bottlenecks. Hence a new strategy was 
introduced for on-chip communication architecture called the Network-on-chip. Many 
NoC topologies were introduced and some of them were later enhanced. 
Our research group experience showed that trying to design and implement an NoC 
from scratch is very time consuming and tedious. The NoC design space that can be 
explored is severely limited. The key research contribution of this thesis is to 
experimentally evaluate the automated CONNECT NoC synthesis tool. 
The NoC topologies ring, mesh and torus are used in this research for evaluating 
CONNECT and comparing it with manual NoC design and implementation. The NoC sizes 
used were 4, 9 and 16 nodes. The comparison between the two methods are performed on 
the basis of logic resource utilization and maximum clock frequency. The experimental 
evaluation results are obtained by implementing the NoC topologies on Altera Stratix III 
FPGA EP3SL340H1152I4L.  
In the manual approach, the NoC topologies are manually generated by creating a 
VHDL model and then synthesizing it using the Altera Quartus II CAD tool. The VHDL 
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model is organized in a hierarchical manner. The area utilization for ring, mesh and torus 
shows that as the data width and number of nodes are increased, the area utilization also 
increases. When comparing the three topologies of sizes 2X2 and 4X4, torus has the 
highest resource utilization and ring has the least resource utilization. But for 3X3 
topology, mesh has the highest resource utilization and ring has the least resource 
utilization. For maximum clock frequency results, ring has the maximum clock frequency 
results and mesh has the least clock frequency results of all the three topologies. 
In the automated NoC synthesis approach, the NoC topologies are generated 
automatically by the CONNECT tool as a Verilog model and then synthesized using the 
Altera Quartus II CAD tool. The results are obtained by varying the NoC sizes and data 
width. For ring, mesh and torus topology when the data width and the number of nodes are 
increased, there is an increase in the area utilization. For maximum clock frequency results 
in 2X2 and 3X3 topologies torus has the least frequency and ring has the highest. But for 
4X4 topologies mesh has the least value and ring has the highest value. 
The experimental evaluation results for manual method are compared with the results 
from CONNECT. Considering the area utilization evaluation metric, manual design on 
average occupies 85% less area for torus compared to the CONNECT tool. It also shows 
a reduction in area of about 50% for mesh. This holds true as the topology size increases. 
But for 2X2 topologies CONNECT shows better area utilization, resulting in an area 
decrease of 120% for ring, 35% for mesh and a very small decrease of about 12% in case 
of torus topologies. Hence we can conclude that as the topology sizes and the data width 
increases, there is an increase in the area utilization. But when both the methods are 
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compared as the number of nodes are increased, manual approach shows better results for 
area utilization. For maximum clock frequency results, CONNECT has better results. 
5.1. Future Work 
Future work includes realistic performance evaluation of topologies using NoC 
simulators. Previous experience in our research group shows performance evaluation using 
benchmark is not practical [3 and 17]. Pipeline stages can be used to improve the maximum 
clock frequency results for the manual method. Qsys of Altera Corporation can be used to 
implement the three topologies and can be compared. Additional topologies such as star, 
hierarchy, butterfly can also be studied which will provide a suitable area for research. 
While the effect of data width and NoC sizes on area utilization and maximum clock 
frequency was studied, other high level performance metrics such as throughput and 
latency can also be studied.  
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